



TIE 2020 – Online Edition



General description of the project:

This year's subject will bring into your attention, one of the most promising technologies in enhancing the human experience: *Augmented reality*. To quote from <u>Wiki</u>: "*Augmented reality* (AR) is an interactive experience of a real-world environment where the objects that reside in the real world are enhanced by computer-generated perceptual information, sometimes across multiple sensory modalities, including visual, auditory, haptic, somatosensory and olfactory."

The electrical schematic of the proposed concept is indicated in Annex_1.

System description:

- **DLPA2020** power management integrated circuit (PMIC) provides required low voltages for DLPC2020 and high voltages for DMD2020)
- **DLPC2020** main processor
- OSRAM RGB LEDs –light sources for the DMD2020
- DMD2020 microelectromechanical(MEMS) optical projector mounted on a fine AXT540124 connector
- SPI FLASH Memory



Figure 1. Block Diagram of the LIGHT ENGINE

Design flow and subject structure:

- → The design order is mandatory: libraries, schematic design, transfer procedure, layout design and postprocessing activities.
- → The subject will be divided in *three main parts*, each of them named intuitively *TASK [1..3]*. The most important aspect is the fact that, each task will be *unlocked after a precise timeframe*, this meaning that the student will not have a complete overview of the whole subject from the start. All dimensions shall be considered in metric system.

TOTAL TIME 270minutes!

1. Schematic design and library creation - TASK [1]:

TSK-101	The schematic project will be created using any CAD system accepted in the contest (and			
	respects all the minimum requirements published on the TIE official website).			
TSK-102	Component descriptions, including standard footprints are indicated in the provided schematic			
	and all the designers should have almost all of them complete before the actual contest.			
	All used components <i>must</i> be inserted in a new library named <i>TIE2020</i> .			
TSK-103	The schematic <i>must</i> be drawn in a clear manner, strictly following <i>Annex</i> 1: all reference			
	designators, values and package type must have proper value, size and orientation, un-necessary			
	crossings shall be avoided, no overlap of texts, graphical elements and electrical objects is			
	allowed. The main purpose is to generate a correct netlist for PCB design, but it must also			
	provide a clear representation of functionality. Special attention is required when importing			
	the processor module with the adjacent components!			
TSK-104	The same <i>page size</i> shall be used as indicated in <i>Annex_1</i> .			
TSK-105	For testability reasons, test pads must be placed on power nets: two test pads per net including			
	reference net (GND), having a copper pad diameter of 0.8mm and keeping the following			
	distances:			
	1mm test point to test point			
	• 0.5mm from any components.			
	For Video Parallel Interface each net, including BT656-PCLK, must contain a special test point			
	(bead probe) with a rectangular geometry having a copper pad 0.15x0.3mm, keeping a distance			
	of 0.5mm bead probe to bead probe and a distance of 1mm to all components, on bottom side.			
	All standard test points must be placed on top side. Due to the rigid flex design all test points			
	must avoid the secondary rigid zones.			

TASK [2] will be unlocked after 60 minutes.



2. PCB technology definition and block placement requirements - TASK [2]:

Figure 2. Proposed stack-up definition for the augmented reality system.

Due to the complexity of this monitoring unit, and the geometry of the housing, the unit must be designed using one *rigid-flex PCB*. It contains *4 rigid sides* named intuitively **A**, **B**, **C** and **D**. Each one of these sides has its specific constraints and placement requirements.



Figure 3. 2D view of the PCB and specific area naming.

TSK-201								
	The outline of the PCB must follow exactly the 2D data and the given dimensions. All the data will be							
1	imported in the CAD tool via the provided mechanical files and the restrictions will be defined via reference							
TOL AGA	drawings.							
1 SK-202	I ne proposed stack-up definition was supplied by TIE+ contest and is fully described in <i>Figure 2</i> .							
	<u>Important remark</u> : If the CAD tool does not allow the definition of multiple isolation materials							
	(for e.g. to d	illerentiate po	lyimide from coveriay),	the student	. <i>must</i> insert	the total thic	kness of the isolatio	n
TSK 203	The project	layers.						
1 SK-203	requirement	somplexity die		nusi use a i	igid-nex r C	Bitechnology	naving the following	Ig
	requirement	5. Minimum wi	a dimansions: 200um fi	nished hole	size and 40)um nad diar	neter	
		Minimum te	a a width: 85 um	mone none	size and 40	βμπ pau ulai	licici	
		Minimum tr	ace spacing: 100um					
		Minimum in	acing component to co	mnonant. 3	00.00			
		• Minimum spacing component to component: 300µm						
		• All PTH VIAs do not require solder mask opening definitions (except Thermal VIA)						
		Board outling	a processing will be don	e at the PC	R supplier us	ying milling		
TSK-204	From signal	integrity point	t of view the designer m	ust take sne	cial care for	the followin	a lines:	
1511-204		Single ended	50R data lines and for	Video Paral	lel Bus [RT	556-D0 D7 -	- RT656-PCLK]	
	•	Single ended	50R data lines and for	SPI interfac	e between D	LPC2020 an	d W25032IVTCI	
	•	Single ended	50R data lines and for	low speed I	MD comma	nd lines (DL	P-LS-RD. DLP-LS	_
		RST. DLP-L	S-WD, DLP-LS-CLK)	on specar			,	
	•	Differential I	LVDS 100R DLP lines	from DLPC	2020 to DM	D2020 (AXT	540124).	
	•	Routing shall	be done according to T	TE+ contes	t results.)	
		e	6					
	The relevant	t requirements	provided will be as foll	owing:				
				Trace width	Trace Spacing	Spacing to GND		
		Routing Layers	Reference Layers	[µm]	[µm]	[µm]	Spacing to other nets [µm]	
	50Ω Single	1	2	180	N/A	250	300	
	Ended Signals	5	4/6	80	N/A	250	300	
	1000							
	Differential	1	2	130	160	250	300	
	Signals						200	
		5	4 / 6	80	130	250	300	
TSK-205	Due to the s	ensitive nature	4/6	80 e designer 1	130 nust conside	250 r the electric	al current	
TSK-205	Due to the s	ensitive nature	4/6 of the optical engine th power signals, LED Al	80 e designer 1 NODE, LE	130 nust conside D-R-K, LEI	²⁵⁰ r the electric D-G-K, LED	al current - B-K, 2.4A max	
TSK-205	Due to the s requirement current.	ensitive nature s for the LED	4/6 of the optical engine th power signals, LED_A	80 e designer 1 NODE, LE	130 nust conside D-R-K, LEI	²⁵⁰ r the electric: D-G-K, LED	al current -B-K, 2.4A max	
TSK-205	Due to the s requirement current . For proper d	ensitive nature s for the LED	4/6 of the optical engine th power signals, LED_Al	80 e designer 1 NODE, LE	130 nust conside D-R-K, LEI ılation tool f	250 r the electric D-G-K, LED rom ANNEX	al current -B-K, 2.4A max	
TSK-205	Due to the s requirement current . For proper c If one does	s for the LED imensioning o tot want to use	4/6 of the optical engine th power signals, LED_Al of power lines use the at e or cannot use the provi	80 e designer 1 NODE, LE tached calcu	¹³⁰ must conside D-R-K, LEI ilation tool f e calculatior	250 r the electric. D-G-K, LED rom <i>ANNEX</i> is based on	al current - B-K, 2.4A max [_ 3_Saturn . IPC-2152. <i>Since the</i>	2
TSK-205	Due to the s requirement current . For proper c If one does a system is rea	s for the LED limensioning o tot want to use	4/6 of the optical engine th power signals, LED_Al of power lines use the att or cannot use the provi we strongly suggest use	e designer i NODE, LE tached calcu ided tool, th	130 nust conside D-R-K, LEI alation tool f e calculation <i>pper plane u</i>	250 r the electric. D-G-K, LED rom <i>ANNEX</i> is based on <i>inder the trac</i>	al current -B-K, 2.4A max <u>3</u> Saturn. IPC-2152. Since the re" option when doi	e ng
TSK-205	Due to the s requirement current . For proper c If one does r system is reaction the calculat	s for the LED imensioning o twant to use <i>atively dense</i> , <i>ion</i> . Provide a	4/6 of the optical engine th power signals, LED_A of power lines use the att or cannot use the provi we strongly suggest use screen capture for the c	80 e designer 1 NODE, LE tached calcu ided tool, th ing the "cop alculated va	130 nust conside D-R-K, LEI ulation tool f e calculatior <i>oper plane u</i> ulue from the	250 r the electric. D-G-K, LED rom <i>ANNEX</i> is based on <i>inder the trac</i> indicated too	al current -B-K, 2.4A max -B-K, 2.4A max -B-C-2152. Since the re" option when doi bl.	e ng
TSK-205 TSK-206	Due to the s requirement current . For proper of If one does n system is rea the calculat The followin	s for the LED limensioning on to want to use <i>atively dense</i> , ion. Provide a	4/6 of the optical engine th power signals, LED_Al of power lines use the att or cannot use the provi we strongly suggest use screen capture for the c s must have a fixed posi	e designer i NODE, LE tached calcu ided tool, th <i>ing the "cop</i> alculated va tion (relativ	130 must conside D-R-K, LEI alation tool f e calculation <i>oper plane u</i> alue from the e to the PCE	250 r the electric. D-G-K, LED rom <i>ANNEX</i> is based on <i>nder the trac</i> indicated too	al current -B-K, 2.4A max [_3_Saturn. IPC-2152. Since the per option when doit bl. ed in the mechanica	e ng
TSK-205 TSK-206	Due to the s requirement current . For proper of If one does r <i>system is reat</i> <i>the calculat</i> The followin drawing):	s for the LED limensioning on to twant to use <i>atively dense,</i> ig components	4/6 of the optical engine th power signals, LED_Al of power lines use the att e or cannot use the provi we strongly suggest use screen capture for the c s must have a fixed posi	80 e designer 1 NODE, LE tached calcu ided tool, th <i>ing the "cop</i> alculated va tion (relativ	130 must conside D-R-K, LEI alation tool f e calculation <i>pper plane u</i> alue from the e to the PCE	250 r the electric. D-G-K, LED rom <i>ANNEX</i> is based on <i>inder the trac</i> indicated too origin defin	al current -B-K, 2.4A max <u>-</u> 3_Saturn. IPC-2152. Since the <i>e</i> " option when doi <u>bl.</u> ed in the mechanica	e ng 1
TSK-205 TSK-206	Due to the s requirement current . For proper of If one does n system is rea the calculat The followin drawing):	s for the LED limensioning on tot want to use <i>latively dense,</i> ion. Provide a g components	4/6 of the optical engine th power signals, LED_A of power lines use the att e or cannot use the provi we strongly suggest use screen capture for the c s must have a fixed posi 1 (x=0mm y=6mm) 2 (w=0mm y=25mm)	e designer i NODE, LE tached calcu ided tool, th <i>ing the "cop</i> alculated va tion (relativ	130 must conside D-R-K, LEI alation tool f e calculatior <i>pper plane u</i> alue from the re to the PCE	250 r the electric. D-G-K, LED rom <i>ANNEX</i> is based on <i>indicated too</i> origin defin	al current -B-K, 2.4A max [_3_Saturn. IPC-2152. Since the re" option when doi bl. ed in the mechanica	e ng 1
TSK-205 TSK-206	Due to the s requirement current . For proper of If one does r <i>system is rea</i> <i>the calculat</i> The followin drawing):	s for the LED limensioning on ot want to use latively dense, ion. Provide a 1g components Connector X Connector X	4/6 of the optical engine th power signals, LED_A of power lines use the att e or cannot use the provi- we strongly suggest use screen capture for the c s must have a fixed posi 1 (x=0mm y=6mm) 2 (x=0mm y=25mm) 3 (x= 48mm x=2mm)	80 e designer 1 NODE, LE tached calcu ided tool, th ing the "cop alculated va tion (relativ	130 must conside D-R-K, LEI alation tool f e calculatior <i>oper plane u</i> alue from the e to the PCE	250 r the electric. D-G-K, LED rom <i>ANNEX</i> is based on <i>inder the trac</i> indicated too origin defin	al current -B-K, 2.4A max (_3_Saturn. IPC-2152. Since the re" option when doi bl. ed in the mechanica	e ng
TSK-205 TSK-206	Due to the s requirement current . For proper of If one does r <i>system is re</i> <i>the calculat</i> The followin drawing):	s for the LED limensioning on the test of	4/6 s of the optical engine th power signals, LED_Al of power lines use the att e or cannot use the provi- we strongly suggest use screen capture for the c s must have a fixed posi 1 (x=0mm y=6mm) 2 (x=0mm y=25mm) (3 (x=-48mm y=8mm)) mm u=41 8mm	80 e designer i NODE, LE tached calcu ided tool, th ing the "cop alculated va tion (relativ	130 nust conside D-R-K, LEI alation tool f e calculatior <i>oper plane u</i> alue from the e to the PCE	250 r the electric D-G-K, LED rom <i>ANNEX</i> is based on <i>indicated too</i> origin defin	al current -B-K, 2.4A max [_3_Saturn. IPC-2152. Since the re" option when doi bl. ed in the mechanica	2 ing 1
TSK-205 TSK-206	Due to the s requirement current . For proper of If one does n system is rea the calculat The followin drawing):	s for the LED limensioning on the use limensioning on the use latively dense, ion. Provide a lig components Connector X Connector X DMD2020 X LD1(x=-48.5	4/6 of the optical engine th power signals, LED_Al of power lines use the att e or cannot use the provi we strongly suggest use screen capture for the c s must have a fixed posi 1 (x=0mm y=6mm) 2 (x=0mm y=25mm) 3 (x=-48mm y=8mm) mm y=41.8mm)	80 e designer i NODE, LE tached calcu ided tool, th ing the "cop alculated va tion (relativ	130 must conside D-R-K, LEI alation tool f e calculation <i>pper plane u</i> alue from the e to the PCE	250 r the electric. D-G-K, LED rom <i>ANNEX</i> is based on <i>inder the trac</i> indicated too	al current -B-K, 2.4A max <u>-</u> 3_Saturn. IPC-2152. Since the <i>e</i> " option when doi <u>bl.</u> ed in the mechanica	e ng 1
TSK-205 TSK-206	Due to the s requirement current . For proper of If one does r <i>system is ret</i> <i>the calculat</i> The followin drawing):	s for the LED limensioning on the LED limensioning on the to use latively dense, ion. Provide a lg components Connector X DMD2020 X LD1(x=-48.5 LD2(x=-59.5)	4/6 c of the optical engine th power signals, LED_Al f power lines use the att e or cannot use the provi we strongly suggest use screen capture for the c s must have a fixed posi 1 (x=0mm y=6mm) 2 (x=0mm y=25mm) 3 (x=-48mm y=8mm) mm y=41.8mm) mm y=41.8mm)	e designer f NODE, LE tached calcu ided tool, th <i>ing the "coj</i> alculated va tion (relativ	130 must conside D-R-K, LEI alation tool f e calculation <i>pper plane u</i> alue from the e to the PCE	250 r the electric. D-G-K, LED rom <i>ANNEX</i> is based on <i>nder the trac</i> indicated too	al current -B-K, 2.4A max <u>-</u> 3_Saturn. IPC-2152. Since the <i>e</i> " option when doi <u>bl.</u> ed in the mechanica	ng 1
TSK-205 TSK-206	Due to the s requirement current . For proper of If one does n system is rea the calculat The followin drawing):	s for the LED limensioning on tot want to use latively dense, ion. Provide a 1g components Connector X DMD2020 X LD1(x=-48.5 LD2(x=-59.5 LD3(x=-76m)	4/6 of the optical engine the power signals, LED_A of power lines use the atte or cannot use the prover we strongly suggest use screen capture for the c smust have a fixed posit 1 (x=0mm y=6mm) 2 (x=0mm y=25mm) 3 (x=-48mm y=8mm) mm y=41.8mm) mm y=41.8mm) mm y=41.8mm)	80 e designer 1 NODE, LE tached calcu ided tool, th <i>ing the "cop</i> alculated va tion (relativ	130 must conside D-R-K, LEI alation tool f e calculatior <i>pper plane u</i> alue from the re to the PCE	250 r the electric. D-G-K, LED rom <i>ANNEX</i> is based on a <i>nder the trac</i> indicated too origin defin	al current -B-K, 2.4A max <u>-</u> 3_Saturn. IPC-2152. Since the re" option when doi bl. ed in the mechanica	2 ing 1
TSK-205 TSK-206	Due to the s requirement current . For proper of If one does r system is rea the calculat The followin drawing):	s for the LED limensioning on the use limensioning on the use limension the us	4/6 of the optical engine th power signals, LED_Al of power lines use the att e or cannot use the provi- we strongly suggest use screen capture for the c must have a fixed posi 1 (x=0mm y=6mm) 2 (x=0mm y=25mm) 3 (x=-48mm y=8mm) mm y=41.8mm) mm y=41.8mm) mm y=41.8mm) Market and IC2) shall be p	80 e designer in NODE, LE tached calcu ided tool, th <i>ing the "cop</i> alculated va tion (relativ	130 must conside D-R-K, LEI alation tool f e calculation oper plane u alue from the e to the PCE	250 r the electric. D-G-K, LED rom <i>ANNEX</i> is based on <i>inder the trac</i> indicated too origin defin	al current -B-K, 2.4A max -B-K, 2.152. Since the -B-K, 2.4A max -B-K, 2.152. Since the -B-K, 2.4A max -B-K, 2.4A max -B	e ng 1
TSK-205	Due to the s requirement current . For proper of <i>system is rel</i> <i>the calculat</i> The followin drawing):	ensitive nature s for the LED limensioning on tot want to use <i>latively dense,</i> <i>ion.</i> Provide a ng components Connector X DMD2020 X LD1(x=-48.5 LD2(x=-59.5 LD3(x=-76m or and PMIC (ingle ended at	4/6 of the optical engine th power signals, LED_Al of power lines use the att e or cannot use the provi- we strongly suggest use screen capture for the c s must have a fixed posi 1 (x=0mm y=6mm) 2 (x=0mm y=25mm) 3 (x=-48mm y=8mm) mm y=41.8mm) mm y=41.8mm) IC1 and IC2) shall be p ad differential pairs - sh	80 e designer 1 NODE, LE tached calcu ided tool, th <i>ing the "cop</i> alculated va tion (relativ	130 nust conside D-R-K, LEI alation tool f e calculation oper plane u alue from the e to the PCE	250 r the electric D-G-K, LED rom <i>ANNEX</i> is based on <i>indicated too</i> origin defin	al current -B-K, 2.4A max -B-K, 2.4A max (_3_Saturn. IPC-2152. Since the per option when doit bl. ed in the mechanica m specified length for for IC2 (PMIC) and	eng I
TSK-205 TSK-206	Due to the s requirement current . For proper of <i>system is ret</i> <i>the calculat</i> The followin drawing):	s for the LED limensioning on the test of the LED limensioning on the test of the test limensioning on the test of the test limensioning on the test of the test limensioning of the test of test limensioning of the test of test limensioning of the test of test of test limensioning o	4/6 of the optical engine th power signals, LED_Al of power lines use the att e or cannot use the provi- we strongly suggest use screen capture for the c smust have a fixed posi 1 (x=0mm y=6mm) 2 (x=0mm y=25mm) 3 (x=-48mm y=8mm) mm y=41.8mm) mm y=41.8mm) IC1 and IC2) shall be p ad differential pairs - sh be as short as possible.	e designer i NODE, LE tached calcu ided tool, th <i>ing the "cop</i> alculated va tion (relativ	130 must conside D-R-K, LEI alation tool f e calculation <i>oper plane u</i> alue from the e to the PCE	250 r the electric. D-G-K, LED rom <i>ANNEX</i> is based on <i>indicated too</i> origin defin the maximum power input	al current -B-K, 2.4A max <u>-</u> 3_Saturn. IPC-2152. Since the re" option when doi bl. ed in the mechanica n specified length for for IC2 (PMIC) and	e ng 1
TSK-205 TSK-206	Due to the s requirement current . For proper of If one does a system is rea the calculat The followin drawing):	ensitive nature s for the LED limensioning on tot want to use <i>latively dense,</i> <i>ion.</i> Provide a ng components Connector X DMD2020 X LD1(x=-48.5 LD2(x=-59.5 LD2(x=-76m or and PMIC (ingle ended ar ver lines must lose attention	4/6 c of the optical engine th power signals, LED_Al f power lines use the att e or cannot use the provi we strongly suggest use screen capture for the c smust have a fixed posi 1 (x=0mm y=6mm) 2 (x=0mm y=25mm) 3 (x=-48mm y=8mm) mm y=41.8mm) mm y=41.8mm) IC1 and IC2) shall be p ad differential pairs - sh be as short as possible. the provided mechanica	e designer i NODE, LE tached calcu ided tool, th <i>ing the "coj</i> alculated va tion (relativ	130 must conside D-R-K, LEI alation tool f e calculation <i>oper plane u</i> alue from the e to the PCE	r the electric. D-G-K, LED rom <i>ANNEX</i> is based on <i>nder the trac</i> indicated too origin defin the maximum power input rmine the cor	al current -B-K, 2.4A max -B-K, 2.4A max -B-K, 2.4A max -B-C-2152. Since the re" option when doi bl. ed in the mechanica n specified length for for IC2 (PMIC) and rect placement lave	eng ng l

TASK [3] will be unlocked after 60 minutes.

TSK-301 When defining an EMC compliant product, the designer shall integrate the power supply (DLPA2020) in a similar manner as indicated in the reference design. It is mandatory to keep at minimum the Switching Loops and the Switching Nodes (SWx) and as short as possible (bellow 4mm distance between IC2 pin and coil pin) for the 3 DC-DC convertors integrated by the PMIC. Trace width for Coils connections must be 2 x PAD width of DLPA2020. Decupling capacitors must be places close to the corresponding IC pins as indicated in the schematic at less than 2mm. On-State Off-State Figure 4. Buck DC-DC Convertor (Wikipedia) **TSK-302** Signal integrity requirements All relevant information regarding the specific trace routings will be provided by TIE+ contest results. For single ended signals (50 Ω) SPI FLASH + Parallel + LS DMD: 1 Maximum trace length: 25mm (VIDEO PARALEL) Maximum trace length: 50mm (LS DMD) Maximum trace length: 20mm (Flash) Maximum VIA count per trace: 2 VIA Maximum SKEW: ±2.5mm 2. For SLVDS differential signals (100Ω): Maximum pair length 50mm • Maximum SKEW in pair: ±1mm Maximum SKEW pair to pair: ±3mm • Maximum VIA count per trace: 3 VIA

Placement and routing must be done according to mechanical data and PCB stack-up!

3. PCB routing and completion TASK [3]

TSK-300

3. For the following LS DMD signals a series resistor shall be added at less than 5mm to the driver, having a 43Ω value:

- DLP-LS-RD (DLP2020, X3 is the driver)
- DLP-LS-WD (DLPC2020, IC1 is the driver)
- DLP-LS-CLK (DLPC2020, IC1 is the driver)

If possible, provide a layout report for the high-speed data lines detailing the implemented results.





	The Copper insert and exposed copper from bottom side equal to the TIM area of the PCB under each LED will be in contact with a heat sink trough a thermal interface material (TIM, see ANNEX-4Tflex-SF800.pdf).			
	The TIM has its own thermal resistance and shall be calculated using the formula: $Rth = \frac{L}{K \cdot A_s} \begin{array}{l} \text{Rth} &= & \text{TIM thermal resistivity} \\ \text{K} &= & \text{Thermal Conductivity} \\ \text{L} &= & \text{Length of the TIM [m]} \\ \text{As} &= & \text{cross section area where heat is applied [m^2]} \end{array}$			
	LED thermal resistance junction/solder point: 1.3 °C/W Copper thermal conductivity: 385 W/m°C Copper Inlay coin diameter: 3.5mm TIM dimensions: 7x7x0.8mm Ambient temperature: 55°C Maximum accepted junction temperature: 150°C LED Power dissipation: 3.3W / LED For Heatsink options see ANNEX_5! Provide a document with the task name for the calculated thermal resistance of the heat path. Any format is accepted.			
TSK-306	Define one "documentation" layer that will be generated in Gerber format, which will contain all the PCB outline dimensions indicated in the drawing and a clear indication of the rigid / flex and copper inlay areas. This is necessary for the manufacturer to clearly understand our needs.			
TSK-307	The necessary fabrication files (in extended Gerber format) must be provided.			
TSK-308	Distinct drill file for holes must be provided.			
TSK-309	Pick-and-place file for all SMT components must be generated and must contain component reference, position x, position y and rotation.			
TSK-310	A list of test point co-ordinates must be created in .csv or .txt format.			
TSK-311	A list of components (BOM) must be generated in .csv or .txt format, and must contain the following details: Component Reference, Part Name/Value and Package.			

TASK [3] - Total time - 150 minutes.



